Senior Validation Engineer - Formality & LEC (Santiago)

Senior Validation Engineer - Formality & LEC (Santiago)

31 may
|
Synopsys
|
Santiago

31 may

Synopsys

Santiago

Synopsys in Santiago, Chile is looking for a dedicated Test and Validation Engineer to ensure the quality and reliability of their Formality product. Responsibilities include testing, root cause analysis, and reporting, working closely with R&D; and engineering teams.

The idóneo candidate possesses a BSc or MSc in VLSI with at least 2 years of experience. Proficiency in scripting languages like Perl, Tcl, and Python is essential for this dynamic role.

#J-18808-Ljbffr

📌 Senior Validation Engineer - Formality & LEC (Santiago)
🏢 Synopsys
📍 Santiago

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:
Escribe tu dirección de correo electrónico, te permitirá de estar al tanto de los últimos empleos por: senior validation engineer - formality & lec (santiago) / santiago
Suscribete a esta alerta:
Escribe tu dirección de correo electrónico, te permitirá de estar al tanto de los últimos empleos por: senior validation engineer - formality & lec (santiago) / santiago