31 may
|
Synopsys
|
Santiago
Postúlate en Kit Empleo: kitempleo.cl/empleo/1doux3
Synopsys in Santiago, Chile is looking for a dedicated Test and Validation Engineer to ensure the quality and reliability of their Formality product. Responsibilities include testing, root cause analysis, and reporting, working closely with R&D; and engineering teams.
The idóneo candidate possesses a BSc or MSc in VLSI with at least 2 years of experience. Proficiency in scripting languages like Perl, Tcl, and Python is essential for this dynamic role.
#J-18808-Ljbffr
Postúlate en Kit Empleo: kitempleo.cl/empleo/1doux3
📌 Senior Validation Engineer - Formality & LEC (Santiago)
🏢 Synopsys
📍 Santiago